Shridhar P Bhat is an experienced Layout and Library Design Engineer at Intel, specializing in standard cell and memory layout architecture. Certified with an Advanced Diploma in Full-Custom ASIC design, his work spans advanced nodes like Intel 18A and 14A, leveraging industry-standard EDA tools.
He has extensive hands-on experience solving DRC and LVS issues across a wide range of semiconductor process nodes, from 180nm down to 16nm.
Read the full overview →Behavioral traits and communication patterns that shape how this person evaluates opportunities, builds trust, and makes decisions in professional settings.
Dominance, influence, steadiness, and calculativeness scores with guidance on how this person prefers to communicate and decide.
Explore more public profiles from related professionals.
Discover additional public profiles from our index.
Looking for someone else? Search here for anyone.