Sheetal Rana is a Digital Design Engineer at NXP Semiconductors with expertise in the VLSI industry, particularly in Design for Test (DFT) and RTL Design. A graduate of Indira Gandhi Delhi Technical University for Women, she has hands-on experience in ATPG simulations, scan insertion, and synthesis.
Beyond her core engineering role, Sheetal is passionate about fostering talent. She has experience leading a delivery team focused on talent acquisition and has dedicated time to helping new graduates and women restart their careers in the tech industry. She is also committed to continuous learning.
She recently represented NXP India at the Global Investors Meet to foster collaborations and investments.
Read the full overview →Behavioral traits and communication patterns that shape how this person evaluates opportunities, builds trust, and makes decisions in professional settings.
Dominance, influence, steadiness, and calculativeness scores with guidance on how this person prefers to communicate and decide.
Explore more public profiles from related professionals.
Discover additional public profiles from our index.
Looking for someone else? Search here for anyone.